



Development of advanced silicon pixel detectors at HIP and RBI for CMS Phase II Upgrade

J.Härkönen¹⁾, J. Ott²⁾, A. Gädda^{2,3)}, A. Karadzhinova-Ferrer¹⁾, M. Kalliokoski¹⁾, S. Kirschemann²⁾,, V. Litichevskyi^{2,4)}, E. Brücken²⁾ and P. Luukka²⁾

¹⁾ Ruđer Bošković Institute, Bijenička cesta 54, 10000 Zagreb, Croatia
 ²⁾ P.O.Box 64 (Gustaf Hällströmin katu 2), FI-00014 University of Helsinki, Finland
 ³⁾ Advacam Oy, Tietotie 3, FI-02150 Espoo, Finland
 ⁴⁾ Specom Oy, Tekniikantie 2 A 326, 02150 Espoo, Finland

contact: name + @helsinki.fi or @irb.hr

http://lnr.irb.hr/PaRaDeSEC/ http://research.hip.fi/hwp/cmsupg/





Spatially resolved Charge Collection Efficiency (CCE) of a pixel detector. The signal is excited by 2 MeV proton beam



Outline

- Motivation and background
- Pixel detector design and layout
- Processing of detectors
- Characterization and selected results
- Summary and future prospectives

HELSINKI INSTITUTE OF PHYSICS





Motivation and background

Need for upgrades of existing detectors

- Physicists want to discover more rare particle decay ٠ processes
- Luminosity of LHC must be increased to create more p->p collisions.
- More collisions means more radiation damage:
 - Signal degrades 100% -> 20% or less
 - Physical distance where electrons are collected degrades several hundreds of μ m -> 20-40 μ m.
- Pixels must be resistively connected with each other. ۲
- Integrated bias resistors allow electrical quality assurance prior very expensive Flip-Chip bump bonding.



TCT



Detector design – RD53 pixel detector

of 200 x 192 = 38400 pixels 3rd level – bias resistor 1st level – Implant 2nd level – contact opening made of TiN deposited by Atomic to field insulator Layer Deposition (ALD) method 2018 itch 4th level – metals

RD53 = CERN joint collaboration developing future

CMOS read-out ASIC for all LHC experiments. Chip consist



Detector design – RD53 pixel detector



RD53 sensor



Presented at 33rd RD50 Workshop, CERN, Geneva, Switzerland, November 28th 2018 J. Ott et al., *Processing of pixel detectors on p-type MCz silicon using atomic layer deposition (ALD) grown aluminium oxide*

https://indico.cern.ch/event/754063/contributions/3222806/attachments/1760772/2865963/JOtt_RD50_Nov18_3.pdf



Presented at 33rd RD50 Workshop, CERN, Geneva, Switzerland, November 28th 2018

J. Ott et al., *Processing of pixel detectors on p-type MCz silicon using atomic layer deposition (ALD) grown aluminium oxide* https://indico.cern.ch/event/754063/contributions/3222806/attachments/1760772/2865963/JOtt_RD50_Nov18_3.pdf



Processing of detectors









Sec. 1			1.16			1	ter :	add app
			a.					
								man area area
				•				• • •
			•	•			0	
Clevel 1	0			6				
	6				•		•	
		a 9.				•		
	• •	0 0	•				•	
			1		0			
	5 0							



Passivation – Atomic Layer Deposition (ALD)





ALD cvcle



- The electrical passivation properties
 can be studied by lifetime (τ_{eff}) measurement
- τ_{eff} is combination of bulk lifetime (τ_{bulk}) and surface recombination (S_{srv}).
- High τ_{eff} can only be measured if S_{srv}
- \rightarrow 0, i.e. Si surface is passivated.
- Thermally oxidized Si-SiO₂ interface is known to produce best possible $S_{srv} \rightarrow 0$
- Oxidized p-type reveals bulk lifetime (T_{bulk})

(BLUE distribution) and thus it is reference value for passivation studies.

- SiO₂ is removed \rightarrow ALD Al₂O₃ deposition
- + repeated lifetime measurement (RED distribution).
- Good passivation $(S_{srv} \rightarrow 0)$ is achieved by field effect, **negative oxide oxide charge in Al₂O₃** is repulsing e- to recombinate into surface states.

J. Härkönen et al., "Processing of n+/p-/p+ strip detectors with atomic layer deposition (ALD) grown Al2O3 field insulator on magnetic Czochralski silicon (MCz-si) substrates", NIMA 826, 2016

- J. Härkönen et al., Atomic Layer Deposition (ALD) grown thin films for ultra-fine pitch pixel detectors, NIMA 831, 2016
- J. Ott et al., Processing of AC-coupled n-in-p pixel detectors on MCz silicon using atomic layer deposited aluminium oxide, in VCI 2019 The 15th Vienna Conference on Instrumentation, February 20, 2019





Characterization and selected results



















60 Co gamma irradiation – MOS V_{fb}





0 2 4 6 8 Gate voltage [V]

10

-2

-4

-6



Summary

- Helsinki Institute of Physics (HIP) and RBI PaRaDeSeC teams have on-going common activity to develop new and innovative pixel detectors intented for CMS Phase II Upgrade.
- We have simulated, designed, manufactured and characterized novel fine pitch n⁺/p⁻/p⁺ pixel detectors made on 150mm size p-type Magnetic Czochralski silicon (p-MCz Si) wafers.
- Detectors are processed at Micronova nanofabrication center in Finland (<u>www.micronova.fi</u>)
- Atomic Layer Deposition (ALD) technology has many properties, which make it very attractive process method for radiation detectors.
- With ALD technology it is possible to realize very high capacitance and resistance densities.
- This enables AC-coupling of small pixels connected with each other by metalnitride thin film bias resistors.
- Our (yet unpublished) results show that during the ⁶⁰Co gamma irradiation the 'fixed oxide charge' remains rather unchanged but positive "mobile ionic oxide charge" accumulates.
- After neutron irradiation negative net oxide increases.
- Flip-Chip bonding of experimental pixel sensors with CMS ROC chips foreseen in the near future.



Jenni Ott (HIP) and Matti Kalliokoski (RBI) measuring pixel detector at the Ruđer Bošković Institute Focused Ion Beam facility.



When pixel technology meets Arts....





Each square is TCT xy-scan of about 60 000 data points. The amplitude of the signal is converted into color scale.







When pixel technology meets Arts....





Eija Tuominen's cat "Tessa" in front of pixel Arts



-Micronova facility













- Patterning a thin entrance window to side of the illumination

- The back side, i.e. side of illumination of a pixel detector can can be patterned mesh-like by one additional mask level.
- The metal grid can be formed e.g. by TiW/W/Al layers
- Metal grid forms a hard mask for RIE etching
- p⁺ implant on windows is removed by plasma etching
- Entrance window is finished by thin ~2-4nm ALD dielectric layer
- Pixelated back side is assumed to form Weighting Field and thus to enhance CCE





Laser scan of pixelated back side